





**Solution:**

Clock Cycle	S1	S0	Shift Register Contents							
			7	6	5	4	3	2	1	0
1	1	1	0	0	0	1	0	1	0	0
2	0	1	0	1	0	1	0	0	1	1
3	1	0	1	1	0	1	0	1	0	0
4	0	0	1	0	1	0	1	0	0	1
5	1	1	1	1	0	1	0	1	0	0
6	0	0	0	1	0	1	0	0	1	1
7	1	0	1	0	1	0	1	0	0	1
8	0	1	0	1	0	1	0	0	1	1
			1	1	0	1	0	1	0	0


**Q2.** Draw the ASM chart equivalent to the State Diagram below



**Solution:**




**Q3.** The pulldown circuit for a static CMOS logic gate that implements a certain function  $F(A,B,C,D)$  is given below.



- Draw the corresponding pullup circuit.
- Assuming the correct pullup circuitry is added to the diagram above, give a minimal sum-of-products expression for  $F(A,B,C,D)$ .

**Solution:**

a)



b)  $F = A(B+C) + CD = \underline{AB + AC + CD}$

or

$F = (C' + D')(A' + B'C') = A'C' + A'D' + B'C' + B'C'D' = \underline{A'C' + A'D' + B'C'}$


**Q4.** We have a combinational circuit that implements the function:

$$F = A'C + AD + AB'$$

The circuit is a two-level AND-OR circuit with inverters at the input to generate  $A'$  and  $B'$ . All gates and inverters have a delay of 1ns. Can a single input change cause a static-1 hazard in this circuit? If yes, identify a single input change that causes a static-1 hazard. Use a Karnaugh map to demonstrate the static-1 hazard you have identified.

**Solution:**

Yes



Further explanation:


The circuit is given below. Let's look at the terms  $A'C$  and  $AD$ . Check the Karnaugh map. These terms are not "connected". Now assume a change in input from 1111 to 0111 as the arrow in the middle of the given Karnaugh map indicates.

Before the input change the output is 1.

Since there is a 1ns delay for each gate, the outputs of the inverters will change from 0 to 1, 1 ns later. This will delay the change in the inputs of the top and bottom and gates. However, the input at the middle and gate will change at  $t=t_0$  (no inverter). Therefore, at  $t=t_0$ , the inputs at the and gates are 01, 01 and 01.


This causes output to change to 0 for 1ns.

Then the output becomes 1 again.



All other indicated arrows on the Karnaugh map cause similar hazards.

**Q5.** For the multistage network given below, the PUN/PDN sizing for an inverter is given as 1/2. Evaluate the sizing factor for 2<sup>nd</sup> and 3<sup>rd</sup> stages (show all the steps in details).



**Solution:**

Logical Effort  $G = g_1 g_2 g_3 = \frac{4}{3} \frac{5}{3} \frac{5}{3} = \frac{100}{27}$

Electrical Effort  $F = \frac{C_{out}}{C_{in}} = \frac{45}{8}$

Branching Effort  $B = b_1 b_2 = \frac{(C_{onpath1} + C_{offpath1})}{C_{onpath1}} \times \frac{(C_{onpath2} + C_{offpath2})}{C_{onpath2}} = \frac{C_1 + 3C_1}{C_1} \times \frac{C_2 + 2C_2}{C_2} = 3 \cdot 2 = 6$

Path Effort  $H = GBF = \frac{100}{27} \cdot \frac{45}{8} \cdot 6 = 125$

Best stage effort  $h = \sqrt[3]{H} = \sqrt[3]{125} = 5$

Work backward for sizes

$$h = 5 = g_3 b_3 f_3 = \frac{5}{3} \cdot 1 \cdot f_3 = \frac{5}{3} \cdot 1 \cdot \frac{45}{y} \Rightarrow y = \frac{45}{5} \cdot \frac{5}{3} = 15$$

$$h = 5 = g_2 b_2 f_2 = \frac{5}{3} \cdot 2 \cdot f_2 = \frac{5}{3} \cdot 2 \cdot \frac{15}{x} \Rightarrow x = \frac{15 \cdot 2}{5} \cdot \frac{5}{3} = 10$$

Check by making sure the sizing of the first stage matches our calculations:

$$h = 5 = g_1 b_1 f_1 = \frac{4}{3} \cdot 3 \cdot f_1 = \frac{4}{3} \cdot 3 \cdot \frac{10}{8} \Rightarrow 5 = 5 \quad \checkmark$$